## SILICON CARBIDE SEMICONDUCTOR DEVICE AND FABRICATION **METHOD THEREOF**

JP2001094096 (A) Patent number: Publication date: 2001-04-06

OKUNO HIDEKAZU; AMANO SHINJI Inventor(s):

DENSO CORP Applicant(s):

Classification:


 $\begin{array}{l} \textit{H01L21/04; H01L29/12; H01L29/78; H01L29/24; H01L29/417;} \\ \textit{H01L21/02; H01L29/02; H01L29/66; H01L29/40; (IPC1-1)} \end{array}$ - international:

7): H01L29/78

- european: H01L21/04H20B; H01L29/78C Application number: JP19990267529 19990921 Priority number(s): JP19990267529 19990921

## Abstract of JP 2001094096 (A)

PROBLEM TO BE SOLVED: To decrease ON resistance furthermore in a storage mode MOSFET. SOLUTION: A surface channel layer 5 comprises n-type channel layers 5a, 5b formed to touch the surface parts of p- type base regions 3a, 3b and an n-type epi layer 2, and p-type channel layers 5c, 5d formed on the n-type channel layers. Since a channel is formed in the n-type channel layer located beneath the p-type channel layer touching a gate oxide film 7 and a current can be fed thereto when a PN junction is formed in the surface channel layer 5, a channel can be formed regardless of the roughness or residual defect of the interface (MOS interface) between the gate oxide film 7 and the surface channel layer 5. Consequently, mobility of channel can be enhanced while decreasing ON resistance.



Also published as:

JP4192353 (B2)

SUS6455892 (B1)

Data supplied from the  ${\it esp@cenet}$  database — Worldwide

## PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2001094096 A

(43) Date of publication of application: 06.04.01

COPYRIGHT: (C)2001,JPO

(51) Int. Cl <b>H01L 29/78</b>		
(21) Application number: <b>11267529</b>	(71) Applicant: <b>DENSO</b>	CORP
(22) Date of filing: <b>21.09.99</b>	(,	HIDEKAZU O SHINJI

# (54) SILICON CARBIDE SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF

### (57) Abstract:

PROBLEM TO BE SOLVED: To decrease ON resistance furthermore in a storage mode MOSFET.

SOLUTION: A surface channel layer 5 comprises n-type channel layers 5a, 5b formed to touch the surface parts of p- type base regions 3a, 3b and an n- type epi layer 2, and p-type channel layers 5c, 5d formed on the n-type channel layers. Since a channel is formed in the n-type channel layer located beneath the p-type channel layer touching a gate oxide film 7 and a current can be fed thereto when a PN junction is formed in the surface channel layer 5, a channel can be formed regardless of the roughness or residual defect of the interface (MOS interface) between the gate oxide film 7 and the surface channel layer 5. Consequently, mobility of channel can be enhanced while decreasing ON resistance.

